This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

tvp7002 horizontal/vertical alignment

Other Parts Discussed in Thread: TVP7002

Hi all:

           We are making our own dm365/dm368 board, which has s-vedio, composite, component & VGA input. when capturing VGA video which at  XGA@60Hz, there are some problems:

             1. the vertical alignment of the captured video is wrong, the image is shift lower

             2. the horizontal alignment is also wrong, the image is shift to right hand side

             3. there is a blue line at the right hand side of the video

 

       I tried to set the values of register 40 - 49, but those problem still exist, can anybody help?

 

       Setting of TVP7002 registers is attached:  

tvp7002 1-005c: Starting tvp7002_querystd function...
tvp7002 1-005c: TVP2002 - clocks per line detected = 133
tvp7002 1-005c: reg 0, val = 2
tvp7002 1-005c: reg 1, val = 54
tvp7002 1-005c: reg 2, val = 0
tvp7002 1-005c: reg 3, val = 58
tvp7002 1-005c: reg 4, val = 80
tvp7002 1-005c: reg 5, val = 6
tvp7002 1-005c: reg 6, val = 10
tvp7002 1-005c: reg 7, val = 88
tvp7002 1-005c: reg 8, val = 0
tvp7002 1-005c: reg 9, val = 0
tvp7002 1-005c: reg a, val = 0
tvp7002 1-005c: reg b, val = 80
tvp7002 1-005c: reg c, val = 80
tvp7002 1-005c: reg d, val = 80
tvp7002 1-005c: reg e, val = 0
tvp7002 1-005c: reg f, val = 2e
tvp7002 1-005c: reg 10, val = 58
tvp7002 1-005c: reg 11, val = 40
tvp7002 1-005c: reg 12, val = 1
tvp7002 1-005c: reg 13, val = 0
tvp7002 1-005c: reg 14, val = 91
tvp7002 1-005c: reg 15, val = 23
tvp7002 1-005c: reg 16, val = 11
tvp7002 1-005c: reg 17, val = 10
tvp7002 1-005c: reg 18, val = 11
tvp7002 1-005c: reg 19, val = aa
tvp7002 1-005c: reg 1a, val = c2
tvp7002 1-005c: reg 1b, val = 77
tvp7002 1-005c: reg 1c, val = 7
tvp7002 1-005c: reg 1d, val = 0
tvp7002 1-005c: reg 1e, val = 10
tvp7002 1-005c: reg 1f, val = 10
tvp7002 1-005c: reg 20, val = 10
tvp7002 1-005c: reg 21, val = d
tvp7002 1-005c: reg 22, val = 0
tvp7002 1-005c: reg 23, val = 33
tvp7002 1-005c: reg 24, val = 2d
tvp7002 1-005c: reg 25, val = 40
tvp7002 1-005c: reg 26, val = 80
tvp7002 1-005c: reg 27, val = 2a
tvp7002 1-005c: reg 28, val = 53
tvp7002 1-005c: reg 29, val = 8
tvp7002 1-005c: reg 2a, val = 7
tvp7002 1-005c: reg 2b, val = 0
tvp7002 1-005c: reg 2c, val = 50
tvp7002 1-005c: reg 2d, val = 0
tvp7002 1-005c: reg 2e, val = 80
tvp7002 1-005c: reg 2f, val = 8c
tvp7002 1-005c: reg 30, val = 4
tvp7002 1-005c: reg 31, val = 18
tvp7002 1-005c: reg 32, val = 18
tvp7002 1-005c: reg 33, val = 60
tvp7002 1-005c: reg 34, val = 3
tvp7002 1-005c: reg 35, val = 0
tvp7002 1-005c: reg 36, val = 3
tvp7002 1-005c: reg 37, val = 26
tvp7002 1-005c: reg 38, val = 23
tvp7002 1-005c: reg 39, val = 85
tvp7002 1-005c: reg 3a, val = 0
tvp7002 1-005c: reg 3b, val = d
tvp7002 1-005c: reg 3c, val = 6
tvp7002 1-005c: reg 3d, val = 6
tvp7002 1-005c: reg 3e, val = 4
tvp7002 1-005c: reg 3f, val = 1
tvp7002 1-005c: reg 40, val = 33
tvp7002 1-005c: reg 41, val = 1
tvp7002 1-005c: reg 42, val = 33
tvp7002 1-005c: reg 43, val = 5
tvp7002 1-005c: reg 44, val = 3
tvp7002 1-005c: reg 45, val = 3
tvp7002 1-005c: reg 46, val = 26
tvp7002 1-005c: reg 47, val = 26
tvp7002 1-005c: reg 48, val = 0
tvp7002 1-005c: reg 49, val = 0
tvp7002 1-005c: reg 4a, val = e3
tvp7002 1-005c: reg 4b, val = 16
tvp7002 1-005c: reg 4c, val = 4f
tvp7002 1-005c: reg 4d, val = 2
tvp7002 1-005c: reg 4e, val = ce
tvp7002 1-005c: reg 4f, val = 6
tvp7002 1-005c: reg 50, val = ab
tvp7002 1-005c: reg 51, val = f3
tvp7002 1-005c: reg 52, val = 0
tvp7002 1-005c: reg 53, val = 10
tvp7002 1-005c: reg 54, val = 55
tvp7002 1-005c: reg 55, val = fc
tvp7002 1-005c: reg 56, val = 78
tvp7002 1-005c: reg 57, val = f1
tvp7002 1-005c: reg 58, val = 88
tvp7002 1-005c: reg 59, val = fe
tvp7002 1-005c: reg 5a, val = 0
tvp7002 1-005c: reg 5b, val = 10
tvp7002 1-005c: End of tvp7002_querystd function.

 

       Thx in advance!

 

Patrick