This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC09QJ1300-Q1: CRC errors frequently occur on the JESD204C link.

Part Number: ADC09QJ1300-Q1

Tool/software:

Hello, we encountered some issues during the use of the ADC09QJ1300-Q1.

Mode Selection: JMODE3/8

- Stability: The JMODE3/8 mode provides stability during signal collection, including empty signal (noise) and saturated low-frequency signals.
- CRC Errors: However, when collecting high-frequency saturated signals, CRC errors frequently occur on the JESD204C link. In severe cases, re-synchronization may be necessary.

Sample Rate: 1.25GSPS.
Full-scale input voltage: 1000 mVpp-diff.
JESD204C Link Rate: 15.625Gbps/JMODE3, 15.46875Gbps/JMOD8.
Internal phase-locked loop (PLL) Enabled.

The ADC sampling waveform shown below can cause link instability.