This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE5832: Inquiry on Gain‑Step Glitch Characteristics in AFE5832 TGC Mode

Part Number: AFE5832

Tool/software:

Dear TI Support Team,

I am evaluating the AFE5832 for an ultrasound receive chain and have a question about its behavior in TGC (Time‑Gain Control) mode.

When the device steps the gain in TGC mode, is any momentary output glitch or clock‑related jitter expected? If so, could you please share typical or worst‑case figures for:

  1. The peak glitch amplitude (mV, single‑ended or differential as appropriate)

  2. The duration or number of clock cycles before the output settles to the new gain level

Thank you for your guidance.

Best regards,

  • Datasheet Figure 26. Output and Gain Code Step Response vs Time shows the time to settle .

    Single channel glitch is below noise level  but while beamforming multiple channel if the glitches add coherently you might see in image . This has to be tested at system level only as it is dependent only multiple things .