Other Parts Discussed in Thread: ADS7049-Q1EVM-PDK
Tool/software:
I am considering a design that uses seven of the ADS7047. I had purchased the evaluation module ADS7049-Q1EVM-PDK and it seems to work for my application. I'm trying to layout my board and I have some concerns about signal integrity at the 60 MHz frequency of the sclk. I'm trying to use the evaluation module as a reference but I have some questions. Why was the series termination resistors R15, R17, R18, R20 placed near the receiver? Were the traces designed for a 50 ohm impedance? In that case, I would think you would want the series termination resistor plus the driver output impedance to add to 50 ohms. Was any other special consideration given to the layout of the traces for the digital signals? I couldn't find any design documentation for the communications board that contained the FPGA. Thank you for any guidance you can provide.