• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 46 subscribers
  • Views 118 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DDC232: DDC232CK offset fluctuation increasing in non-continuous mode

DDC232: DDC232CK offset fluctuation increasing in non-continuous mode (2)

Yoshinobu Nishiyama
Prodigy 40 points

Part Number: DDC232

Tool/software:

Hi DDC232 team

We are developing DDC232CK board. The conditions are shown below.
Non continuous mode, 20bit output,12.5pC
CLK: 10MHz, DCLK: 20MHz

We are continually analyzing the problem of offset fluctuation problem in non-continuous mode. As the result, we found the following. The CLK number between starting side A integration to the next one fluctuates slightly, the offset fluctuation problem appears.

In addition, we also have the problem of some kind of offset values being chosen randomly after initializing the DDC232 with RESETB.

Could you advise about these conditions and the solution?

Thanks