Tool/software:
HI Sir
I use the fpga to reading the ADS8881, only can achieve 800k, Target is 1M
Could you provide the figure chart between ADC & FPGA Public board, and run 1M speed
thanks
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Tool/software:
HI Sir
I use the fpga to reading the ADS8881, only can achieve 800k, Target is 1M
Could you provide the figure chart between ADC & FPGA Public board, and run 1M speed
thanks
Hi Alex,
Thanks for your question. While I don't have a chart, I have this verilog example code for another device. The "ADS98xx_spi_configuration_interface.sv" file may be a good example of a SPI block. I am not sure what is limiting the speed in your case. If you increase the frequency of CONVST and SCLK, it should allow 1MSPS throughput.
Best regards,
Samiha