Tool/software:
We are ramp testing JESD on ADC12QJ800.
Output of JESD (withing FPGA using Vivado) looks like this:
Is this correct for half of the lanes to have different ramp period?
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.