Hi everyone,
In our design, we use FPGA, in stead of the DSP, to control the ADS1298 dev front-end.
The problem now is that ADS1298 doesn't response to the conversion start command sent through the SPI port(the /DRDY pin keeps high all the time after we sent this command).
If using the other way to start the conversion: set the START pin to be '1', the /DRDY pin would be pulled down every 4ms, which is the default setting in the chip, but if we put a 5M Hz clock signal on the SCLK pin to retrieve data, the DOUT pin is always high(the /DRDY signal does jump back to high after the first SCLK clock period).
We have verified that /CS, /PWDN, /RESET are set to high; CLKSEL is also set to high to use the internal clock. And we verified that the AVDD, AVSS and DVDD are powers up properly.
We wonder if you could help us to figure out what could be the problem or what we might do next for debugging.
Thanks in advance!
Xiang