• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 46 subscribers
  • Views 147 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW14J59EVM: Is there a valid pathway for getting an agreement in place with TI to receive FPGA HDL Firmware Project Files for the TSW14J59EVM?

Randy Boozer
Prodigy 20 points
Part Number: TSW14J59EVM
Other Parts Discussed in Thread: ADC12DJ5200RFEVM

Tool/software:

TSW14J59EVM: Is there a valid pathway for getting an agreement in place with TI to receive FPGA HDL Firmware Project Files for the TSW14J59EVM?   

Our team has selected the TSW14J59EVM and the ADC12DJ5200RFEVM to test and demonstrate a proof-of-concept DSP algorithm.  The FPGA + ADC + HSDC Pro software combo already do 95% of what we need the system to do for our demonstration. We just need to insert the DSP algorithm somewhere within the FPGA's signal chain.  Is there a valid pathway available at TI for getting an NDA agreement in place to gain access to the HDL project/design files for the FPGA build that is pre-flashed to the TSW14J59EVM?

  • 0
    TI__Mastermind 39340 points

    Hi Randy,

    Unfortunately, this is not possible because the design was developed through a third party vendor and is no longer maintained by TI

    As a result, generating a customized design using that HDL will not be an option.

    Regards,

    Rob

  • 0 in reply to Rob Reeder
    Prodigy 20 points

    Rob - thank you for the quick and informative reply.  Is there any chance that we could be made aware of who the 3rd party was for us to attempt an independent collaboration with them? 

    Kindest Regards,

    Randy

  • 0 in reply to Randy Boozer
    TI__Mastermind 39340 points

    Unfortunately Randy, I cannot do that.

    I think it would be best is to purchase the 5200RF EVM and the preferred FPGA dev kit and use the FPGA SW, etc. to do your development.

    There is just too much support required to use the J59 EVM in the manner as it is non-standard. It was simply designed for data capture only.

    If you are interested you can download our JESD IP here: www.ti.com/.../TI-JESD204-IP

    Regards,

    Rob