This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC37J84: Clarification on Device Clock Requirement for ADC12QJ1600 and DAC37J84

Part Number: DAC37J84
Other Parts Discussed in Thread: ADC12QJ1600, , LMK04828

Dear Team,

I am using the ADC12QJ1600 (ADC) and DAC37J84 (DAC) on my board, with an LMK04828 clock generator providing the respective clocks.

Considering that the SERDES line rateFPGA clocktransceiver reference clock, and SYSREF are kept the same for both the ADC and DAC, should the device clock provided to the ADC and DAC also be identical?
For instance, if a 1 GHz clock is supplied to the ADC, does the DAC also need to receive the same 1 GHz clock?

Regards,
Liston