This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AFE1594: AFE1594_C_Driver_V3

Part Number: AFE1594
Other Parts Discussed in Thread: AFE159RP4, AFE159RP3, AFE159P4, TIDA-010280

Dear Texas Instruments Support Team,

Our development team is currently working with the AFE1594 analog front-end and would greatly appreciate your assistance with several technical questions.

1. Datasheet discrepancies
We are using the datasheet AFE1594, AFE159P4, AFE159RP3, AFE159RP4 (SBASB03A – June 2024 – Revised November 2024).

During development, we observed some discrepancies between the documentation and the actual behavior of the AFE1594 chip. For example, the datasheet states that the fields MAIN_FIFO_EMPTY and MAIN_FIFO_OFLOW are located in bits 14 and 15 of the register READ_POINTER_MAIN_FIFO (0x210). However, in practice we have observed that these flags appear in bits 12 and 13 of this register. This behavior is confirmed by our logs.

It is possible that this issue (and potentially others) has already been corrected in a more recent revision. Could you please provide the latest available version of the AFE1594 datasheet?

2. DRDY interrupt behavior on GPIO1
We are currently using GPIO1 configured as a DRDY interrupt (interrupt generated at the end of every ECG frame).

We have observed that after a single interrupt event, the chip stops generating pulses on GPIO1, and consequently no further interrupts are triggered at the end of subsequent ECG frames. However, the FIFO continues to accumulate data, which indicates that the internal data stream itself is not stopping.

To restore interrupt functionality, we currently perform a reinitialization of the chip, after which the GPIO1 interrupt pulses resume. It is this sequence of commands that allows you to restore the pulse generation on the GPIO1 after each frame:
config_main_fifo_for_ecg(ENABLE, ENABLE, ENABLE, ENABLE);
fifo_reinitialization(RESP_EN, RESP_64KHZ, RESP_2KSPS);
AFE_writeRegGlobal(&afe.MASK_OUT_ECG_CH1, 1, writebar_store);

While this workaround allows us to continue development, we believe there may be a more appropriate or intended solution.

We are currently using the driver AFE1594_C_Driver_V3 (approximately August 29, 2024). If a newer version of this driver is available, we would greatly appreciate it if you could share it with us.

3. Reference firmware for TIDA-010280
It would also be extremely helpful for our development process to have access to the reference firmware used in the TIDA-010280 reference design. At the moment we do not have access to this firmware, and its absence significantly slows down our development efforts.

Any guidance or resources you could provide would be greatly appreciated.

Thank you in advance for your support.

Kind regards, Alice