• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 131 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12DJ5200-SEP: Help with ADC12DJ5200-SEP

Shahar Yaffe
Prodigy 715 points

Part Number: ADC12DJ5200-SEP

Regarding the ADC12DJ5200-SEP, we’d like to understand what the bus width is and how the sampling data is transferred from the ADC to the FPGA when using decimation by 4 and decimation by 8.

We are working in JMODE 46 and 54.

According to the datasheet:

  • In JMODE 46: 8-bit I and 8-bit Q
  • In JMODE 54: 16-bit I and 16-bit Q

Thanks!