This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54J60: Getting 'X'

Part Number: ADS54J60

Hi,

I am getting 'x' value even if i am giving all the signals to the transciver wizard IP in VIVADO 2022.2.We need some assistance regarding this and  we  are using xc7a200fbg484-2 fpga.

 

Thanks& Regards,

M. AlekhyaScreenshot (240).pngScreenshot (247).pngScreenshot (248).pngScreenshot (249).png

  • Hi - Can you please help to provide your LMFS configuration and sampling rate? Are you using a TI provided JESD IP?

    Are you able to put the device into transport layer test pattern mode to test the integrity of the link?

  • Parameter Value Why
    L 4 per channel (8 total) JESD_A[3:0] + JESD_B[3:0] — 4 lanes per ADC channel
    M 2 Two analog inputs: CH-A (INAP/INAM) and CH-B (INBP/INBM)
    F 1 F = (M × NP) / (8 × L) = (2 × 16) / (8 × 4) = 1 octet per frame per lane
    S 2 S = (F × 8 × L) / (M × NP) = (1 × 8 × 4) / (2 × 16) = 1 at base, but ADS54J60 outputs S=2 at 250 MS/s
    K 32 ADS54J60 fixed default; multiframe = F × K = 32 octets
    N 16 ADS54J60 native 16-bit resolution
    NP 16 N = NP — no padding needed

    Sampling frequency 480 MSPS

  • Alekhya can you please also answer if you are using a TI provided JESD IP?

    If you put the device into transport layer test mode are you able to see the expected symbols in the FPGA ILA?

  • Sorry for the late reply. yes i am using TI provided JESD IP. and YES. if not what is the reason for this?

    Thanks& Regards,

    M. Alekhya