• State Resolved
  • Locked Locked
  • Replies 3 replies
  • Subscribers 47 subscribers
  • Views 799 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW6011EVM FPGA source code

Alex Marcoux
Intellectual 515 points
Other Parts Discussed in Thread: TRF3722

Hi,

Is the source code of the TSW6011EVM available for customer?

Thanks,

Alex

  • 0
    TI__Expert 8895 points

    Hi, Alex

    The firmware of TSW6011 consists of mixed HDL which are Verilog and VHDL. We can provide compiled IP with encryption with customers and the cost is depending on the volume of demodulator (TRF3711) which is one of pair with complied IP. Then, customers can import this compiled IP to their top entity of HDL and this is agnostic to the FPGA vendor. Marketing team can guide you about this cost if you are interested in this.

    Thanks,

    KW

  • 0 in reply to KW Nam
    Prodigy 190 points
    Hi KW Nam,
    I am interested in IQ corection FPGA IP which i will use with TRF372235. I wanted to know the P/N of this IP.

    Regards
    J S Hyanki
  • 0 in reply to jeetendra hyanki
    TI__Expert 8895 points

    Hello, Jeetendra

     

    I/Q correction block of FPGA in TSW6011EVM is for Direct Down-Conversion architecture which includes demodulator (Receiver). TRF3722 is a modulator for Transmission. Below is a link of the application note for direct down-conversion.

     

    www.ti.com/.../slwu085.pdf

     

    Thanks,

    KW