• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 46 subscribers
  • Views 440 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1271EVM-PDK Jumper J7 setting

Yixi Song
Intellectual 355 points
Other Parts Discussed in Thread: ADS1271

Hi,

In "ADS1271EVM & ADS1271EVM-PDK User's Guide", I can't find any description about J7 . How should I set this Jumper?

 

Thanks!

  • 0
    TI__Guru**** 181021 points

    Yixi,

    J7 controls wether the ADS1271 is in FSYNC or SPI mode, the default is FSYNC mode.  Every jumper on the board(s) should be 'ready to go' for use with the MMB0 and its associated software.  If you got the hardware from someone else, just follow the default jumper table in the ADS1271EVM users Guide and you should be up and running in no time.

  • 0 in reply to Tom Hendrick
    Intellectual 355 points

    Hi Tom,

                Thanks a lot for your reply.

    S7,not J7, can control the mode FSYNC or SPI , can't it? In the user guide, it is said that, "The interface modes are chosen manually using switch S7, and cannot be selected electrically. The FSR and FSOUT pins on J2 operate differently depending on the communication mode. In SPI mode, FSR, which is on the socket on the bottom side of the board, carries the DRDY output signal from the first ADC (U8), the second ADC (U7) DRDY line is not connected, and the FSOUT pin on the header on the top side of the board is not connected. In FSYNC mode, the FSYNC pins of both ADCs are tied together, and the signal on FSR is copied to the top connector on pin FSOUT."(Pg 7)

     

    Thanks again!

  • 0 in reply to Yixi Song
    TI__Guru**** 181021 points

    Semantics I suppose,

    If you review the schematic in the back of the ADS1271EVM Users Guide, switch S7 connects into the FORMAT pins via J7 pins 1-2.  The Mode pins are controlled via J7 pins 3-4 and U20 along with GPIO pins on J2 (MODE0 and MODE1).  Still, the default operation is FSYNC 'format' with High Speed 'mode'.

  • 0 in reply to Tom Hendrick
    Intellectual 355 points

    Hi Tom,I saw that drawing in the user guide Pg 14. It is shown that J7 can control the mode and format.You told me that "J7 controls wether the ADS1271 is in FSYNC or SPI mode, the default is FSYNC mode." But I saw that the default situation for S7 is SPI and the two shunts on 1,3 and 2,4 are both close. Could you please explain this setting to me?Thanks!