This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12D1800RF

Other Parts Discussed in Thread: ADC12D1800RF

Hello,

for our project we want to use the adc12d1800rf and sample an input frequency of  3128 Mhz. We believe that it is possible with this adc. Can you help me with the optimal properties to achieve the desired result?

des/non-des mode ;1:x-demux/non demux mode? sdr/ddr?; di/d,dq/d?

Regards,

Juri

  • Hi Juri,

    Thank you for your interest in the ADC12D1800RF!  For more information, see the product page and the reference board:

    http://www.ti.com/product/adc12d1800rf?DCMP=analog_signalchain_mr&HQS=adc12d1800rf-pr

    http://www.ti.com/tool/adc12d1800rfrb

    The datasheet has complete sections on the parameters you mention, but I will make a brief recommendation here:

    DES/Non-DES Mode:  this is the interleaved or dual-channel mode.  If you are sampling at Fs < 1800Msps, you can use Non-DES Mode.  If you are sampling at 1800Msps < Fs < 3600Msps, you can used DES Mode.

    Demux/Non-Demux Mode:  This has to do with the speed of the data at the output of the ADC.  In Non-Demux Mode, the data output rate is equal to the sampling clock (Fclk).  In Demux Mode, the data output rate is equal to half the sampling clock rate.

    SDR/DDR: it depends on how fast the FPGA can capture.  On the Reference Board, we use DDR data clock.

    For your input frequency of interest, it is above the 3dB bandwidth of the ADC, but the dynamic performance of the device is still good above this point.  Please see the datasheet for details and look for the parameter 'Bandwidth' in the Electrical Table because it varies by mode.

    Kind regards,

    Marjorie