Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 235 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC3162EVM

Stan Vaughn
Prodigy 70 points
Other Parts Discussed in Thread: CDCP1803, DAC3162

Hi,

I am working on  a project where the DAC3i62EVM is connected to the FMC connector on a Spartan6 SP601 Evaluation board. We are generating a gaussian wave for RF pulse shaping in a high power amplifier. I plan to drive the EVM with 200 MHz clock from the FPGA board. My question is if set the output to 1.8V will this work with the CDCP1803 clock chip on the eval board. Will it work with the square wave clock from the FPGA?

thanks

Stan Vaughn

  • 0
    TI__Genius 17320 points

    Hi Stan,

    I think this should be fine. There is a DC blocking cap on the DAC3162 EVM clock input which will center the swing around the bias point, which will swing symmetrically about the negative input pin. A 1.9 Vpp swing will create maximum voltage differences between the positive and negative input pins of 950 mV, which is within the 500 mV to 1300 mV recommended operation condition.

    Regards,
    Matt Guibord