Hi,
I'm using the DAC8811 EVM, a 16-bit serial input multiplying digital-to-analog converter, in my system for +/-10 V analog output. A DE2-115 (Cyclone IV) FPGA board from altera is used to interface with this EVM and generate CS, SCLK and SDI signals according to the timing diagram of DAC8811. To achieve +/-10V bipolar output, the configuration of this EVM is changed to Fig. 22 in the datasheet of DAC8811 with +10V ref voltage. Also, the original OP on the EVM board (OPA277) is changed to THS4031 for faster slew rate.
The analog output from this EVM now is pretty noisy and has sharp glitches at zero-crossing point, as can be seen in the attached picture (noisier wave is the output of U5 and the cleaner wave is output of U4A with low-pass-filtered output). Please suggest how I can suppress the noise in the output and eliminate the zero-crossing glitch.
I'm applying the following power supplies to the EVM:
VCC: +12V; VSS: -12V; VDD:+5V (VDD is from the FPGA board)
Regards,
Zhen Liu