Hello,
From timing characteristics on page 8 of data sheets when CMOS output and LOW SPEED 000 is selected i cannot figure out if every single bit of DATA OUT is available on every rising edge of SCLK...
on figure 3 seems that DOUT and SCLK internal are not synchronous...
Can you please clarify this?
Thanks in advance!
MR
