This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC34H84EVM set-up, load firmware

Other Parts Discussed in Thread: DAC34H84, CDCE62005

Hi,

I am going to buy DAC34H84EVM and fmc-dac-adapter to use it with an FPGA and I have a question concerning the set-up. Before it can be used, I will have to load the firmware via USB from a PC, right?

Will the firmware and configuration stay on the EVM (by EEPROM or something like that) or will I have to load it via USB each time I turn the device off/disconnect power?

If i keep power on 24/7 after the configuration by PC, will I have to reload the firmware at any point of time or will the device run reliably then (for at least a couple of weeks)? Must the PC stay connected? Is there a possibility to run the configuration from the FPGA directly?

Thanks and kind regards

Tobias Rueckelt

  • Hi,

    The DAC34H84 does require configuration upon powering up. Once the EVM is configured and initialized correctly, the devices should run continuously unless there are interruptions such as DACCLK/DATACLK stoppage, etc.

    There is no EEPROM available on the EVM, therefore if the board is powered down, it will need to be configured again upon powering up.

    We recommend the EVM to be connected to the PC so you can check the alarm status (CONFIG5 register of the DAC34H84) in case there are external interruptions in your system.

    The DAC34H84 EVM has 4 jumper posts that allow you to break the DAC34H84 SPI bus connection from the FTDI USB chip. You can then hook up wires from your FPGA to the jumper posts to program the DAC. These jumper posts are JP8, JP9, JP12, and JP13 on your EVM, and they are located near the top right of the board.

    You can do the same for the on-board CDCE62005 clock chip as well. Instead of jumper posts, the SPI connection to the CDCE62005 are connected via 100ohm resistors. These resistors are R85, R138, R139, and R140. You can break the connection by removing these resistors and solder SPI bus wires from your FPGA.

    You can also program the CDCE62005 to record the configuration on the clock device EEPROM. This way you would only need to program the DAC34H84 upon start up. For detail, please refer to the following post:

    http://e2e.ti.com/support/data_converters/high_speed_data_converters/f/68/t/252498.aspx

    -KH