This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Equation 6 in ADS131E0x datasheet

Hi,

If I assume the fCLK is 2.048MHz, and by following the example in  datasheet for the equation 6, the minimum SCLK speed should be 1.75MHz, not 1.72MHz.

Is it correct?

Thanks,

Ming