This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1230 - quality of bypass cap for linearity improvement

Other Parts Discussed in Thread: ADS1230

Colleagues,

ADS1230 needs to have a bypass cap connected to CAP pins to improve performance, cf. datasheet p.10. It is stated that using a high performance cap is advisable for high linearity data acquisition.

Can anyone comment what is the effect behind this? What will be the dependence between the quality of cap and linearity?

 

  • In oversampling data converters, and especially in high gains everything in the signal path must be high quality to ensure the best performance.

    In the case of the bypass cap for the ADS1230, we recommend ta poly capacitor for two reasons. First, the dielectric absorption of many ceramic caps can cause a long setting time to get to the signal's final value. Second, in most ceramic caps, there is a small (but noticeable in high gain) piezo effect. Any vibration, even coming from audible noise can be converted to an electrical signal that will be read as noise in the ADC. These effects are seen in many types of capacitors, including C0G ceramics.

    Joseph Wu

  • Joseph,

    thank you very much for the clarification. Could you specify a bit more the effects when using the ceramic cap. Our customer asks what would be the quantitative effect of using ceramic cap:

    - would it be non linearity with more or less specific tolerance? Can you give a rough estimation of the worst case of this tolerance?

    - would it be non linearity to specific direction (using poorer quality C gives more convex or concave to linearity function)?

    - Can you estimate this non linearity vs temperature for e.g. X7R cap and compare to C0G?

  • Dmitry,

    The quantitative is effect is hard to determine. Part of the problem is that the effect is not a non linear behavior, but it is a slow settling problem. However, it can look like a non-linearity.

    For example, using an ADC in G=1, full-scale range of +/-2.5V, taking 11 equally spaced points in the range, your input would go +2.5V, 2.0V, 1.5V, ....etc. If you took these measurements at 100ms intervals, your INL measurement would be worse than if you took these at 15 second intervals because your input voltage would have time to settle. Note here that the INL value will vary with time, but also it varies with the direction of the measurement. You will get an opposite INL if you start from -2.5V instead of 2.5V.

    This settling problem can also apply to the reference too. If the reference voltage moves during the INL measurement then the drift of the reference voltage will look like non-linearity in the measurement (if you have been assuming a constant reference). However, if you accurately measure the reference for each data point, this may not be a problem.

    To model dielectric absorbtion, the equivalent circuit of a capacitor is a main capacitor in parallel with a resistor in series with a capacitor. In one of Bob Pease's old articles about "Capacitor Soakage", He describes a 1uF capacitor as 1uF in parallel with 1G resistor in series with a 0.006uF capacitor.

    I found another article ("Advances in Class I C0G MLCC and SMD Film Capacitors" coming from the Kemet website) where the dielectric absorption is listed as a percentage of the original capacitance:

    X5R/X7R/X5U    1.0 - 1.8%
    C0G        0.5%
    PPS        0.02 - 0.05%

    While I don't know what the series resistances or the time constants would be, you can get a feel for what the relative dielectric absorbtion would be for the different materials.

    I imagine that in a gain of 1, the effects are not very noticeable, especially with a even a second of wait time. However, with high gain, I know that the INL cannot be accurately measured without the PPS capacitors. Sorry, but I don't have any data to say how much the INL measurement would be disrupted (especially by varying the sample time, and the capacitor type).

    Joseph Wu

  • Joseph, thank you. This looks to be a satisfactory answer to our customer!

  • Can we connect the LoadCell directly to the pins 7 and 8 of AD1230a are a small filtering would help. We have a limited view of the internals and hence suggest if we can use 0.1uF inbetween 7 and 8 and also between 7 and GND and 8 and GND seperately.