Other Parts Discussed in Thread: ADS1282
I am currently working on a design where we need to sync the ADC to our data matrix, to ensure symmetric sampling. So we need to implement the read by command mode, unfortunately we have not got this operating correctly yet.
We are able to initialize the device and set the configuration registers to run at different data rates, so we know that it we are talking with the device properly. We can also get data from the converter while running in read data continuous mode.
Our current commanding sequence is this: Stop Data Continuous -> Write Cmnd 1st Byte ->Write Cmnd 2nd Byte ->Config Reg 1 -> Config Reg 2->Read Cmnd
At this point our controlling FPGA goes into a wait state to wait for the DRDY line to go low, but it never goes low.
I have probed the device to make sure that all of the proper waits are in between each command. The manual makes it unclear about whether the command actually starts a new conversion or if command simply reads from the conversion registers.
Any advice I could get to help me get through this would be sweet.