• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 318 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC08d1020 Calibration description

Ryan May
Genius 13700 points
Other Parts Discussed in Thread: ADC08D1020, ADC08D1520

Hello,

 

I am looking for a more detailed explanation of what occurs during the calibration process of the ADC08d1020.

Looking at the datasheet it looks like the analog input differential termination resistor is adjusted to minimize full-scale error, offset error, DNL and INL, resulting in maximizing SNR, THD, SINAD (SNDR) and ENOB.

Is this resistor adjustment the extent of the calibration for this device? Are their any other operational parameters that are adjusted or key parameters that are not adjusted during this process?

I appreciate your feedback.

 

Ryan May

  • 0
    TI__Mastermind 44680 points

    Hi Ryan

    Unfortunately we can't provide much additional information about the calibration process details, as it is a proprietary feature of this family of ADCs.

    Here is the information that can be shared. There are two basic steps in the calibration process:

    Step 1 calibrates the value of the input termination resistor. On some of the GSPS ADC devices including the ADC08D1020 and ADC08D1520, this step can be disabled for subsequent calibrations (See the RTD or Resistor Trim Disable bit), reducing the amount of device variation from calibration to calibration. Step 1 should be done at least once after the ADC is powered up, but if desired can be inhibited for later on-command calibration cycles. Another reason to inhibit the Resistor calibration is that while the resistor is being calibrated the DCLK outputs are disabled. Inhibiting this step ensures that the DCLK outputs continue running during calibration.

    Step 2 involves calibrating the full scale range, offset and linearity of the ADC core to optimize the dynamic performance of the device and match the I and Q banks of the ADC to each-other. This step in particular must be re-done if the device is subjected to a significant change in operating temperature, a large change in Full Scale Range setting, a change in supply voltage, or a change in clock frequency.

    I hope this is helpful.

    Best regards,

    Jim B