Other Parts Discussed in Thread: ADS1174
CLK: 27MHz;
fsclk/clk=1/54;
Are these settings fine under SPI TDM Mode, Fixed-Position Data mode?
Could it lead to wrong data readings?
If not, could we set CLKDIV and set ADS1174 to high-speed mode or low-power mode to
optimize it?