Does DAC3484EVM require external clock?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Safal,
Some of the default configuration has the CDCE62005 in buffer mode, and require external clock.
There are some settings configuring the CDCE62005 in synthesizer mode and utilizes the on-board 19.2MHz crystal oscillator as reference. The example settings can be found in the DAC348x GUI
C:\Program Files (x86)\Texas Instruments\DAC348x\EVM Configuration File Released\DAC3484\Example CDCE62005 PLL Configuration
-Kang
Kang,
Thank you for your reply. However, I am still not able to fix the problem .
I have TSW1400 evm and DAC3484evm, and all I am trying to do is generate a simple sinusoidal waveform that I could capture on the oscilloscope. I have been following the basic test procedure with TSW1400 on user guide for 348x evm for testing DAC3484. My confusion is on 3.3 Test Setup Connection point number 4 for DAC348xEVM which tells us to provide 1.3Vp and 1.5GHz max clock at J9. Does this mean I need an external clock, or should the clock on DAC3484evm be enough to achieve my objective?
If no external clock is required could you please send me a link to a manual, or provide me some instructions so that I could use these devices to create signals. I would like to know what settings are required for CDCE62005 and if I need to change jumper positions on DAC3484evm.
Safal
Safal,
The default EVM user's guide provide instructions assuming your have an external clock to the J9 connector. If you do not have an external clock, you may load the following files from the DAC348x GUI directory:
C:\Program Files (x86)\Texas Instruments\DAC348x\EVM Configuration File Released\DAC3484\Example CDCE62005 PLL Configuration
I have attached a file that will set the on-board CDCE62005 to 983.04MHz. Basically, you do not need to connect any external clock to the DAC EVM. You will need to load the register file attached. After loading the file, the D1 led near the CDCE62005 should lit indicating lock. The reference to the PLL is provided by on-board 19.2MHz crystal.
The DAC348x is configured as 4x interpolation with NCO setting at 30MHz. You may need to make appropriate adjustments to the HSDC PRO GUI for the correct output.
For further support of CDCE62005, please use the TI E2E clock forum.
-Kang