ADS1271 vhdl interface model

I am looking for a VHDL interface model to use in my VHDL top level simulation to identify some issues I am seeing in my hardware in regard to interface timing of the ADS1271 ADC. Any interface model will be good I don't need it to send me back analog data I just want to verify operation of the Timing modes