Hi,
I got some questions about ADS1120 characteristics as follows,
1. Seen in the Figure 39. Simplified PGA Diagram,
CR buffer (200ohm+25pF) are placed at each inputs of PGA.
these CR buffer are placed after the internal MUX, right?
2. Is there any data of on resistance of Internal MUX?
3. About the Output data rate described in P26,
There is the comment as follows
"The values provided are in terms of tCLK cycles using an external clock with a
clock frequency of fCLK = 4.096 MHz. "
Will the Conversion Times change when using the internal oscillator?
Is the value of internal oscillator also 4.096MHz ?
Thanks,
Go