• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 251 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38J82 / clock device for JESD204B

Toshiyuki
Mastermind 7075 points
Other Parts Discussed in Thread: DAC38J82, LMK04826

Hi,

Our customer is considering  DAC38J82 device. The device has Dual channels.

Even if only one channel is used, should customer adopt JESD204B compliant clock device, e.g. LMK04826 ?

◆customer's condition

　Output Rate 2.4576GSPS(307.2MSPS-8interpolation)

Best Regards,

Kato

  • 0
    TI__Genius 17340 points

    Hi Kato-san,

    The clocking solution won't change depending on the number of changes you use. The channels inside a single device will always be synchronized. The LMK04826/8 will give you a means to achieve deterministic latency (for a single device) or multi-device synchronization. If neither is needed then it may be possible to use a non-compliant clock device, however this would then fall into subclass 0 of the JESD204B standard which does not support deterministic latency. The DAC does not officially support subclass 0, but tests have shown that the device can be interfaced with a subclass 0 transmit block.

    If 124 mode is used (or 148 in the quad device), there could be concerns about the elastic buffers overflowing, however I believe this can be detected and corrected.

    Regards,
    Matt Guibord