• State
  • Locked Locked
  • Replies 4 replies
  • Subscribers 46 subscribers
  • Views 488 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS42LB69EVM and TSW1400 specification

Ryuji
Guru 20090 points
Other Parts Discussed in Thread: ADS42LB69, ADS42LB49EVM

Hello,

Our customer is confirming the time to valid data of ADS42LB69 by EVMs.
Then the capture data is intermittent.
I found the time to valid information from the following post.
http://e2e.ti.com/support/data_converters/high_speed_data_converters/f/68/t/376025

Q1: Is the first capture data at the 1st clock data or 15th clock ( 14clk cycle) data ?
Q2: Does the capture board(TSW1400) operate correctly when ADC got the clock input at the limited time period after the capture starting?

<test sequence>
1. Power supplies to ADS42LB49EVM and TSW1400.
2.Input the 1MHz Sinwave of SG to ADC input.
3.ADC capture started (250MHz, 65536 points data captured)
4.Input the 250MHz Clock during any period.
5.Capture finished

CLK input is DC coupling, LVPECL input. Vcm is 2V, Amplitude is 1Vpp diff)

Best Regards,
Ryuji Asaka

  • 0
    TI__Genius 9695 points
    Hi Ryuji,
    1) Data is available at the output of the ADC after 14 ADC clock cycles + tpdi. The value of tpdi is 10.5ns (typical)
    2) The clock provided to the ADC also goes to the TSW1400EVM. when the clock is absent when you click the capture button in HSDCPRO, the TSW1400EVM firmware will not be configured correctly and data capture may fail.
    Thanks,Eben.
  • 0 in reply to Ebenezer Dwobeng
    Guru 20090 points

    Hi Even san,

    Thank you very much for your prompt reply.
    I understood.

    Are there any recommendation method for getting data with any clock period?

    Best Regards,
    Ryuji Asaka

  • 0 in reply to Ebenezer Dwobeng
    Guru 20090 points

    Hello Eben san,

    Are there the SNR data at the first sampling(14 ADC clock cycles + tpdi) ?
    Could you please send the raw data for the refference ?

    Our customer concerns the performance at the first sampling.
    They think that the first sampling performance is lower than the performance at the continuous sampling in their experience.

    Best Regards,
    Ryuji Asaka

  • 0 in reply to Ryuji
    TI__Genius 9695 points
    Hi Ryuyi,


    There is no data available currently for the first sampling instant. Not sure where the idea of performance degradation is coming from. As long as customer can guarantee that the sampling clock and power supply are stable at the first sampling instant then there will be no performance degradation.


    Thanks,
    Eben.