• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 404 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC3482

sheetal verma1
Intellectual 600 points
Other Parts Discussed in Thread: DAC34H84, DAC3482

One of our customer is using  DAC3482/ DAC34H84  in Defense project.We have following queries .

Queries are mentioned below:

 

1-The tested devices will have updated date code. For the RKD package option, the tested devices will have date code that start 36J or later. For the ZAY package option, the tested devices will have date code that start 3B or later. Refer to Figure 1 for the location of the date code for the respective packages.This is taken from the DAC3482 datasheet page no-17.

Could you let us know how we will take care of these things while ordering this part?

 

2- DAC3482 datasheet page no-12 mentioned CLKVDD, DACVDD supply is typical 1.29V while running in FDAC Sample Rate ≥ 1GSPS, PLL ON.

Would this condition be valid for FDAC Sample rate <1GSPS?Or do we need to provide the option of 1.2V.

 

3-If you go to DAC34H84 datasheet page no-13, You would find when PLL is on, Fdac rate can go up to 1000 MSPS. While it's written in general that it can go up to 1.2 GSPS.

Would there be any issue while running FDAC 1.2GSPS while PLL is on?

 

4- Please provide design support files for DAC3482 & DAC34H84(Schematic & layout).

  • 0
    TI__Genius 9695 points
    Hi Sheetal,


    1) I have requested for information on this and will update you in a later post.

    2) 1.29V CLKVDD, DACVDD is still valid for FDAC Sample rate < 1GSPS since this voltage is within the min and max specified in the datasheet. Generally, using the DAC at lower voltage helps to save power but if power consumption is not a concern, then there is no need to provide an option for 1.2V.

    3) Beyond 1 GSPS, increased jitter and spurs of the clock synthesized by the on-chip PLL make it difficult to guarantee the performance in the datasheet. For this reason, this mode of operation is not recommended.

    4) The design files can be downloaded from the links below. Look for the design package link on this page
    www.ti.com/.../dac3482evm
    www.ti.com/.../dac34h84evm


    Thanks,
    Eben.
  • 0 in reply to Ebenezer Dwobeng
    TI__Genius 9695 points
    Hi Sheetal,


    Regarding question 1 above, the date codes should be specified in the order request. If you need more clarification on this, send me your email and I can put you in contact with factory.


    Thanks,
    Eben.