Hi.
ADC12138
Please tell me the CLK jitter specifications necessary to CCLK.
Best regards
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi.
ADC12138
Please tell me the CLK jitter specifications necessary to CCLK.
Best regards
the specifications in our datasheet are guaranteed with a clock source that has 1nsec jitter
I understand that you are looking for minimum requirements but I am only able to disclose the specifications of our test hardware used to guarantee the specifications in our datasheet
depending on what you are digitizing with the ADC, jitter of the clock may or may not be critical
sampling a DC or low frequency source has little to no requirement on clock jitter while AC-signals will be more sensitive to clock jitter when being digitized
Chuck