• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 390 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

LM97600RB FPGA bit file

arnaud carer
Prodigy 100 points
Other Parts Discussed in Thread: WAVEVISION5

Hi,

I use Wavevision5.0.6.465 HS11  with LM97600rb.

I try to reload FPGA bit file with Tools->Hardware access Panel -> Default image for selected hardware -> spio5.5_xc5vsx95t_lm97600.bit

Since this manipulation I get the following result for sinusoïde input on channel 1

Acquisition channel: 16ksamples

Input select 00=input1

ADC mode: 00= single ADC

sync req is done and all byteAlign and ChanAlign are set to 1

As you can see one the screen shoot  lot of sample are wrong.

I try to regenerate bitfile from FPGA source with ISE 12.4 and load it with same procedure and the result is same.

I also try to uninstall and re-install wavevision with no effect.

Does the spio5.5_xc5vsx95t_lm97600.bit is the correct default bit file?

Do you have an idea what is wrong?


Regards