• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 48 subscribers
  • Views 359 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1292 - Using only the internal clock

Ernesto Gonzales
Prodigy 225 points

Other Parts Discussed in Thread: ADS1292

Dear all,

How should I bias CLK if I'm only going to use the internal clock? I'm, of course, pulling CLKSEL to VDD.

It's not clear to me from the datasheet what's to be done. When I leave the CLK pin unconnected, EAGLE complains and gives me an error.

Thanks in Advance for your help

Ernesto

  • 0
    TI__Mastermind 38745 points
    Hey Ernesto,

    If using the internal clock on the ADS1292, the CLK pin can be configured either as a digital output of the clock signal or as hi-z. In either case, if your intention is not to use the internal clock to synchronize some other process on the board, it should be left open. It may be possible in Eagle to change the rules for that specific pin in order for it to be left open. Unfortunately I do no know very much about Eagle. Perhaps another community member could contribute on this topic.

    Regards,
    Brian Pisani