Other Parts Discussed in Thread: ADS1194
Hello,
My customer have some questions about ADS1194.
They examine ADS1194 as simultaneous sampling ADC.
They want to use external clock.
Their conditions are as follows.
(Case A) fs=10SPS, Decimation=1/1024 -> fmod=10.24k -> fclk=163.84kHz
(Case B) fs=300SPS, Decimation=256 -> fmod=76.8k -> fclk=1.2288MHz
(Case C) fs=5kSPS, Decimation=16 -> fmod=80k -> fclk=1.28kHz
[Q1]
Can they use CDCE(L)9xx as the clock source ?
I am worried about whether or not to meet the requirement of the clock jitter.
[Q2]
Do you have the specification with respect to the input level of the external clock input ?
Best Regards,
Hiroshi Katsunaga