This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1278-HT Datasheet limitations? Some suggestions.

Other Parts Discussed in Thread: ADS1278-HT

Hi,

To: TI

we are using the ADS1278-HT in a design project for and oil & gas customer.

It would be useful for the ADS1278-HT datasheet to be revised to include an expanded Applications section. Useful inclusions would be:

1. Interfaced to a processor using Frame Sync mode and FSYNC pin. (Also show an application where McASP processor port is used.)

2. Interfaced to a processor using DRDY# in SPI mode.

3. Give more examples of how to calculate Fclk values for different Fdata rates.

I hope you will find these suggestions useful.

  • Hi Scott,

    Thank you for your suggestions. More application examples is something we have been chartered with including in future datasheet updates, so we will keep these interface examples in mind.

    Table 10 on page 37 explains how to calculate the proper CLK frequency for the desired output data rate in each mode. The modulator will be sampling the input at some division of fCLK according to Table 9 on page 36.

    Best Regards,