• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 490 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1293: Questions relating to datasheet

W_ilson
Intellectual 1820 points
Other Parts Discussed in Thread: ADS1293

Hello,

I was interested in the ECG setup shown in 9.2.3 of the application note. On the RL dive on IN4 from the master IC, is there a way to detect if a lead comes off the patient for that specific electrode? If there isn't a defined way of doing it, I was hoping someone could recommend a work-around or method of detecting this event?

Also, (with regard to the filter setting time calculations seen in 8.3.8), I've used those values to calculate a 6.25ms settleing time for all of my ECG channels if they are configured identically. Does this calculated settling time indicate the amount of delay between sampling the analog value and data being ready, (DRDYB raised)? Would that also be the time that "Conversion active" is set in the CONFIG register, and the first DRDYB?

Thank You and Best Regards,

Wilson

  • 0
    TI__Expert 3350 points
    You would need to implement a routine in SW to sequence through each input pin (INx) one at a time, injecting current into the electrodes as describe in section 8.3.16. checking for LOD flag. You need to make sure the RLD amp is connected to one of the other electrodes internally. The RLD amp needs to be connected for LOD because it provided a low impedance path to board ground. If this path is not connected, the DC LOD will not work. In that case you may want to consider using digital AC LOD, please see section 8.3.18 on page 27 of ADS1293 datasheet .

    The filter settling time is incorporated , the DRDYB is asserted when valid data is stored in the output register.