I plan to clock the ADC at 500 MHz, and from 1Hz to 100kHz calculated jitter is ~330fs. This obviously will limit the SNR of ADC12D500RF to ~48 dB when input analog signal is 2 GHz. For this reason, I am going to feed both measurement and reference signals to ADC12D500RF to get some cancellation.
Do you know how much jitter cancellation I would get in this situation?
Thanks,
Kangbaek