Hi,
I have a very high gain buffer OpAmp circuit on all for 4 channels of DAC8814. All three channel output are stable, but the channel B was having a glitch that correlate to the logic switching on the SDI pin10. I had try to add 10kOhm in series with this SDI logic signal, but the magnitude of the glitch on channel three have not degraded. So I thinking it is coupled internally in side the IC after the internal buffer circuit of SDI. I would like to know if the IC designer know about this issue? and would like to know if TI have any plan for correct and release in next revision of this IC?
Khai,