I am using an ADS8505 convertor and there is a reference at the bottom of page 16 of the data sheet regarding intermediate latches for the data bus. Can you please explain the issue here? I have inherited this design and It may take me a while to investigate what data bus activity may be going on during the time the convertor is doing it's conversions. The data bus has three 8505s and two DAC712 DACs. I am going to have to investigate the code of some programmable logic to understand how the data bus is being used. It may turn out that the data bus is HI-Z during the conversion times. Can you please explain how this issue may manifest itself in the converted data if the bus is either active or Hi-Z?
Thank you for your time.
Best regards,
Mike Boyle