This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS52J90 About JESD204 setting by internal register

Other Parts Discussed in Thread: ADS52J90

Hi,

My cutstomer has question below.
Could you give me answer, please?

Q1: There are "Register 85" and "Register 115"
      Which setting is priority high?
     Customer uses JESD204B subclass1.
     Which mode does ADS52J90 become when "Register 115"(ENABLE_JESD_VER_CONTROL=0) is set to 0 and "Register 85" is set to JESD204A?

Q2: Is there the way to distinguish of "JESD204A or B" and "subclass0 or 1" expect seeing internal register?

Q3: At JESD204B subclass1, Can ADS52J90 send data by only using SYNC, not using SYSREF?

Best regards,
Shimizu

  • Shimizu,

    We have received your post and assigned to the correct applications engineer. You should have a response soon.
  • Q1: The default of the device is JESD204B-sublass 1, this will be the mode until ENABLE_JESD_VER_CONTROL=1. If ENABLE_JESD_VER_CONTROL=1,  then the device takes the new version configuration.

    Q2: The big difference between subclass 0 and 1 is the deterministic latency and the timing signal, which is difficult to see in the output data.

    Q3: No, this is not recommended with subclass 1, but only subclass 2.

  • Excuse me, I encountered a problem with ADS52J90.
    DESCRIPTION:
    I tried to monitor the digital signal on data lanes with a hi-performance oscilloscope, but there was nothing.
    (ADC config: sampling clk 12.5MHz, 2 ADCs/lane, JESD204A, TESTMODE:consecutive D21.5 string; Schematic confirmed correct.)
    I readback registers, they were same as what I wrote in.

    QUESTION:
    How can I confirm that JESD204 digital output is active?
  • Hi Ricyn,

    Please open a new thread if you have a question you want answered--this thread was closed a while back.

    Sincerely,
    Olu