• State
  • Locked Locked
  • Replies 6 replies
  • Subscribers 46 subscribers
  • Views 1093 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54j66: Available Data & Reports

Moham
Intellectual 635 points
Other Parts Discussed in Thread: ADS54J66, ADS54J66EVM

Hi

I read ads54j66 high performance 4 channel TI's adc and i can not find some exact data like minimum conversion rate, performance change @ different sampling rates except power dissipation and of course related design files and packages for my schematic and pcb design verification. Also i'm confused with typical application section of ads54j66 datasheet that links each pair of JESD204 outputs and related Sync pins to separate FPGAs or maybe to separate FPGA banks. Is this type of connection required? And finally which input bandwidth can support this ADC and can i sample a high bandwidth dc-coupled input as large as 300 MHz with ads54j66?

Regards

  • 0
    TI__Guru* 91947 points

    Moham,

    The ADS54J66 can operate as two separate links, as shown in the application section, or as one link, which would only use one FPGA and one SYNC pair. This is how the customer ADS54J66EVM is configured. Many data sheets do not have minimum specs. Is there a particular one you are concerned about? The bandwidth supported is related to the mode of operation and sampling frequency used, as show below in Table 1.

     You can download the board files from the following link:

     

    Regards,

    Jim

  • 0 in reply to jim s
    Intellectual 635 points
    Jim,

    Tahnks a lot for valuable files and your answer and assigned time but i can't see Table 1.
    My interesting and designed sampling rate should be in range 220 MHz to 270 MHz? and my question about input bandwidth is about dc-coupled band from DC to 300 MHz(adc54j66 reports 900 MHz input bandwidth), so can i use this in another app. with mentioned bandwidth too?

    Regards
  • 0 in reply to Moham
    TI__Guru* 91947 points

    Moham,

    You can view Table 1 from the data sheet. The minimum sample rate for this part is  250MHz, so you should will have to run from 250-270MHz, not 220-270 per your last post. You can sample IF data from 0 to  300MHz with no problem as the part has 900MHz of input bandwidth.

    Regards,

    Jim

  • 0 in reply to jim s
    Intellectual 635 points

    Jim,

    Is there any change in reported performances for using ads54j66 at 250 to 270 MHz sampling rate? And if the answer is yes how change performances like sfdr and snr?

    Also about input bandwidth which input circuit is recommended?

    Thanks

  • 0 in reply to Moham
    TI__Guru* 91947 points

    Moham,

    I have requested this data from our designers. If there is a certain IF you are interested in, if I find some time, I will take some measurements for you. A better option is to order the EVM and do the testing yourself. What application is this for?

    Regards,

    Jim

  • 0 in reply to jim s
    Intellectual 635 points
    Jim,

    My application is a special academic spread spectrum wireless communication implementation and ordering related EVM is on our agenda too. Thank you very much and i'm waiting for your designers measurements you provide me kindly.

    Regards.