• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 45 subscribers
  • Views 769 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS8363 Parallel Programming Possible?

LeonardEllis
Guru 71526 points
Other Parts Discussed in Thread: ADS8363

I have 4 ADS8363 ADCs in parallel (CLK, SDI) and separate CS signals.  Is it possible to set the CONFIG registers all at the same time, or must they be written to one at a time by setting CS for each, then the CONFIG programming data? 

Once the CONFIG is programmed, it must be verified by reading the contents per page 20 in the datasheet, so I'm wondering if it is better to simply write then read the CONFIG for each ADC, or if will indeed save some time and effort trying to write all 4 in parallel, then reading each one independently?

~Leonard 

   . 

  • 0
    TI__Guru**** 180931 points
    Hi Leonard,

    Yes, you can share one SDI and SCLK if you always intend to have the four ADS8363 devices configured the same way - assuming you have the drive strength for the interface. What is the controller you are using? If you can take the four (or eight depending on your configuration) serial outputs individually into the host processor, that would be the fastest way to get your data.
  • 0 in reply to Tom Hendrick
    TI__Guru 71526 points

    FYI, to close this off, actual configuration is as follows:

    In term of configuration, our process will be, with M0=1 and M1=0.

    1. send the SDI CONFIG register write message 0X 10A0 to all 8 dual chip (update CONFIG register, Full-Clock-Mode, CID disable, write to CONFIG register)

    2. send the SDI CONFIG register read  message  0X 0001 to all 8 dual chip (read CONFIG register only)

    3. read the appropriate CONFIG register 16 bits value on the 8 SDOA and 8 SDOB (read CONFIG register content, should be 0X 10A0, on all 16 channels)

    4. in normal operation, complete cycle will provide a 16 bits word value on every channel. Our cycle timing will be based on a 40 clocks at 40 MHZ