• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 575 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC08b200, WEN signal

Daniel Pineau
Prodigy 40 points
Other Parts Discussed in Thread: ADC08B200

With the adc08b200, a write to the buffer is initiate with the WEN signal.

There is no specification on the minimum time of WEN signal to start conversion.

My question is:

The WEN signal  must be at high throughout the conversion?

If the signal go low (after a strat), what append to the conversion? The conversion continues or not?

If the conversion continu to the end of the buffer even if WEN is low, what is the minimum time of WEN signal?

Thank you!

Daniel.

  • 0
    TI__Mastermind 44680 points

    Hi Daniel

    The WEN input must be held at logic high for data to be stored in the capture buffer. It should be held high until the FF output goes to logic high indicating the buffer is completely filled. If WEN is set to logic low before the buffer is filled data storage will stop. The buffer must be filled completely before being read out using REN and RCLK. It is recommended to set the ASW (Auto Stop Write) input to logic high to stop filling the buffer once it is full.

    Similarly data is read out of the buffer while REN is at logic high. The buffer must be completely emptied before being filled again using WEN.

    WEN and REN must not be high at the same time.

    Best regards,

    Jim B