• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 46 subscribers
  • Views 487 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC8881 Timing for 1.8V I/O

Jake Salmi
Expert 7055 points
Other Parts Discussed in Thread: DAC8881

Hi folks - 

The DAC8881 data sheet includes timing specifications for IOVDD down to 2.7V, but that the interface can operate down to 1.8V with degraded timing and temperature performance.  Can we give some guidance as to what direction the specifications will move and a ball park on how much? 

Thanks,
Jake

  • 0
    TI__Genius 11750 points

    Howdy Jake,

    I've currently forwarded this question to design and test.  If there is additional information that I can publish I will attach it to this thread.  Thank you for your inquiry.

    Best Regards,

    Matt

  • 0 in reply to Matthew Sauceda
    TI__Genius 11750 points
    Howdy Jake,

    It looks like one of my colleagues was finding this information in parallel -- that's super fast service for ya. It looks like the maximum clock frequency will be 20MHz at an IOVDD voltage of 1.8V. The input signal timing parameters will slightly be more relaxed at this voltage, but since the maximum SCLK frequency at 1.8V is still relatively high, it should be ok to use the minimum timing parameters specified in the datasheet for an IOVDD voltage of 2.7V.

    If you have any other questions please let me know.

    Best Regards,
    Matt