When I was designing the FPGA to interface with the DAC38RF83, I felt that we are not understanding how the data is supposed to be input into the JESD204B inputs.
Is the data going into DAC38RF83's eight input JESD204B lanes a parallel load of data?
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
