• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 474 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS1204: datasheet explanation Sampling Dynamics clk

Luigi De Bernardi
Prodigy 30 points
Part Number: ADS1204


Hi, 

I'm selecting a sigma delta modulator and it is not clear the datasheet in the "Sampling Dynamics" area. The clock frequency have a big deviation from min to max. In which condition that happen? and why also with the external clk can happen? More in general I'm looking for more detail about this clk deviation impact.

Best regards,

Luigi

  • 0
    TI__Guru**** 181521 points

    Hi Luigi,

    Welcome to the e2e forum!  The internal clock of the ADS1204 can be as low as 8 MHz or as high as 12 MHz.  It is a stable clock, it won't vary in time, it is just from production lot/lot there may be differences.  You can also supply your own externally sourced (and stable) clock from 1 MHz to 24 Mhz.