This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Setting time issue ADC08200 (90ns )

Other Parts Discussed in Thread: ADC08200

We are using TI ADC part ADC08200 in one of the analog project (attached datasheet). Input to the ADC is analog pulse signal, digital output connected to FPGA. We are observing settling time of ADC around 90ns. Kindly let us know, how to reduce settling time ADC to around 10ns.. 

  • Hi Raghavendra

    I believe this post is related to your other post here on a similar topic:

    https://e2e.ti.com/support/data_converters/high_speed_data_converters/f/68/t/597471

    It appears you are getting ringing in the signal applied to the VIN terminal of the ADC.

    The first thing you could try is changing the 0 ohm resistor to some higher value to see if that helps, but adding an R-C pole in combination with the input capacitance at VIN. You may also be getting ringing in your analog amplifier signal upstream of this resistor. Please use an oscilloscope to verify the quality of the waveform at the output of the amplifier circuit.

    Best regards,

    Jim B