• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 799 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC32RF45EVM: + Altera Arria V/10 SoC Development Kit

Raphael Wolf
Prodigy 10 points
Part Number: ADC32RF45EVM
Other Parts Discussed in Thread: ADC32RF45

Hi,

we are planing to build a test setup for some digital signal processing algorithms using Altera's Arria V SoC Development Kit respectively Arria 10 SoC Development Kit. These boards offers at least one FMC-HPC-connector supporting the VITA 75.1 standard. I went through your ADC32RF45-EVM and TSW14J56-EVM documentation and found the note that the specifications of the Altera based TSW14J56-EVM's FMC-HPC connector are mostly derived from the ANSI/VITA 57.1 standard. Does that mean that the standard is supported by the ADC32RF45 and will it work in combination with an Altera Arria V/10 SoC Development Kit as well? If this setup is possible are there any restrictions regarding the ADC32RF45?

 

Thanks for your answers

Raphael

  • 0
    TI__Genius 12965 points
    Hi Raphael,

    The FMC connections we chose for the TSW14J56 and our ADC and DACs is based on VITA 57.1 at least with regards to the high speed serdes, the GBT clocks as well as some of the GPIO used for SYNC and SYSREF. In most cases the HPC FMC connectors on the FPGA platforms (Altera or Xilinx) at least route the high speed serdes lanes along with the GPIOs in the LPC specification. This works ok for our ADC EVMs. We have used the Arria V and Arria 10 platforms with the HPC FMC connector and these work ok.

    To be absolutely sure, you can check the pinout of the ADC EVM for the pin location of SYNC/SYSREF/GBT CLK/SERDES lanes and ensure that these are routed on the FPGA platform. Not all of the pins of the HPC FMC are routed - in most cases HPC FMC only has 4 or more of the serdes routed and some of the GPIOs required for the SYNC/GBT CLK/SYSREF.


    Ken.