• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 395 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12D1800: Clock input

Girish pandiyan
Prodigy 180 points
Part Number: ADC12D1800

I have one doubt in sampling clock given to the ADC. I want to know whether it will accept LVPECL sampling clock signal

  • 0
    TI__Mastermind 44680 points
    Hi Girish
    It is OK to use differential LVPECL drive for the ADC12D1800 sampling clock.
    It is important to provide proper termination for the LVPECL driver and then use AC-coupled connections to ADC CLKP and CLKN so the inputs can self-bias at the optimal common mode voltage.
    Best regards,
    Jim B